Nisha, R., Dwivedi, P. and Ramteke, M. 2019. Study on Leakage Current Reduction Technique in VLSI Design. CSVTU Research Journal. 8, 1 (Jul. 2019), 45–55.