(1)
Nisha, R.; Dwivedi, P.; Ramteke, M. Study on Leakage Current Reduction Technique in VLSI Design. rj 2019, 8, 45-55.