Nisha, R., Dwivedi, P., & Ramteke, M. (2019). Study on Leakage Current Reduction Technique in VLSI Design. CSVTU Research Journal, 8(1), 45–55. Retrieved from https://csvtujournal.in/index.php/rjet/article/view/47