Nisha, R., Dwivedi, P. and Ramteke, M. (2019) “Study on Leakage Current Reduction Technique in VLSI Design”, CSVTU Research Journal, 8(1), pp. 45–55. Available at: https://csvtujournal.in/index.php/rjet/article/view/47 (Accessed: 26 November 2024).