R. Nisha, P. Dwivedi, and M. Ramteke, “Study on Leakage Current Reduction Technique in VLSI Design”, rj, vol. 8, no. 1, pp. 45–55, Jul. 2019.