Nisha, R., P. Dwivedi, and M. Ramteke. “Study on Leakage Current Reduction Technique in VLSI Design”. CSVTU Research Journal, vol. 8, no. 1, July 2019, pp. 45-55, https://csvtujournal.in/index.php/rjet/article/view/47.