1.
Nisha R, Dwivedi P, Ramteke M. Study on Leakage Current Reduction Technique in VLSI Design. rj [Internet]. 2019 Jul. 29 [cited 2024 Nov. 26];8(1):45-5. Available from: https://csvtujournal.in/index.php/rjet/article/view/47